# 3MHz, 2A Synchronous Buck Converter

High Efficiency, Low Ripple, Adjustable Output Voltage

The NCV6323 is a synchronous buck converter which is optimized to supply different sub systems of portable applications powered by one cell Li–ion or three cell Alkaline/NiCd/NiMH batteries. The devices are able to deliver up to 2 A on an external adjustable voltage. Operation with 3 MHz switching frequency allows employing small size inductor and capacitors. Input supply voltage feedforward control is employed to deal with wide input voltage range. Synchronous rectification offer improved system efficiency. The NCV6323 is in a space saving, low profile 2.0 x 2.0 x 0.75 mm WDFN–8 package.

### Features

- 2.5 V to 5.5 V Input Voltage Range
- External Adjustable Voltage
- Up to 2 A Output Current
- 3 MHz Switching Frequency
- Synchronous Rectification
- Enable Input
- Power Good Output Option
- Soft Start
- Over Current Protection
- Active Discharge When Disabled
- Thermal Shutdown Protection
- WDFN–8, 2 x 2 mm, 0.5 mm Pitch Package
- Maximum 0.8 mm Height for Super Thin Applications
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- This is a Pb–Free Device


### **Typical Applications**

- Cellular Phones, Smart Phones, and PDAs
- Portable Media Players
- Digital Still Cameras
- Wireless and DSL Modems
- USB Powered Devices
- Point of Load
- Game and Entertainment System




# **ON Semiconductor®**

http://onsemi.com




(Note: Microdot may be in either location)





### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 2 of this data sheet.





### PIN DESCRIPTION

Pin	Name	Туре	Description	
1	PGND	Power Ground	Power Ground for power, analog blocks. Must be connected to the system ground.	
2	SW	Power Output	Switch Power pin connects power transistors to one end of the inductor.	
3	3 AGND Analog Ground analog and digital blocks. Must be connected to the system g			
4	FB	Feedback Voltage from the buck converter output. This is the input to the error amplifier. This pin is connected to the resistor divider network between the output and AGND.		
5	EN	Digital Input	Enable of the IC. High level at this pin enables the device. Low level at this pin disables the device.	
6	PG	Digital Output	It is open drain output. Low level at this pin indicates the device is not in power good, while high impedance at this pin indicates the device is in power good.	
7	AVIN	Analog Input	Analog Supply. This pin is the analog and the digital supply of the device. An optional 1 $\mu F$ or larger ceramic capacitor bypasses this input to the ground. This capacitor should be placed as close as possible to this input.	
8	PVIN	Power Input	Power Supply Input. This pin is the power supply of the device. A 10 $\mu F$ or larger ceramic capacitor must bypass this input to the ground. This capacitor should be placed as close a possible to this input.	
9	PAD	Exposed Pad	Exposed Pad. Must be soldered to system ground to achieve power dissipation performances. This pin is internally unconnected	

### **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NCV6323BMTAATBG	23	WDFN8 (Pb–Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 2. Functional Block Diagram

#### MAXIMUM RATINGS

		Value			
Rating	Symbol	Min	Max	Unit	
Input Supply Voltage to GND	V <sub>PVIN</sub> , V <sub>AVIN</sub>	-0.3	7.0	V	
Switch Node to GND	V <sub>SW</sub>	-0.3	7.0	V	
EN, PG to GND	V <sub>EN</sub> , V <sub>PG</sub>	-0.3	7.0	V	
FB to GND	V <sub>FB</sub>	-0.3	7.0	V	
Human Body Model (HBM) ESD Rating are (Note 1)	ESD HBM		2000	V	
Machine Model (MM) ESD Rating (Note 1)	ESD MM		200	V	
Latchup Current (Note 2)	I <sub>LU</sub>	-100	100	mA	
Operating Junction Temperature Range (Note 3)	TJ	-40	125	°C	
Operating Ambient Temperature Range	T <sub>A</sub>	-40	85	°C	
Storage Temperature Range	T <sub>STG</sub>	-55	150	°C	
Thermal Resistance Junction-to-Top Case (Note 4)	R <sub>θJC</sub>	1	2	°C/W	
Thermal Resistance Junction-to-Board (Note 4)	R <sub>0JB</sub>	3	30	°C/W	
Thermal Resistance Junction-to-Ambient (Note 4)	R <sub>0JA</sub>	62		°C/W	
Power Dissipation (Note 5)	PD	1	.6	W	
Moisture Sensitivity Level (Note 6)	MSL		1	-	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22–A114.

Machine Model (MM) ±200 V per JEDEC standard: JESD22-A115.

2. Latchup Current per JEDEC standard: JESD78 Class II.

3. The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation.

4. The thermal resistance values are dependent of the PCB heat dissipation. Board used to drive these data was an 80 x 50 mm NCP6324EVB board. It is a multilayer board with 1 once internal power and ground planes and 2–once copper traces on top and bottom of the board. If the copper trances of top and bottom are 1 once too, R<sub>0JC</sub> = 11°C/W, R<sub>0JB</sub> = 30°C/W, and R<sub>0JA</sub> = 72°C/W.

5. The maximum power dissipation (PD) is dependent on input voltage, maximum output current and external components selected.

6. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

**ELECTRICAL CHARACTERISTICS** ( $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 1.8 V, L = 1  $\mu$ H, C = 10  $\mu$ F, typical values are referenced to  $T_J$  = 25°C, Min and Max values are referenced to  $T_J$  up to 125°C, unless other noted.)

Symbol	Characteristics	Test Conditions	Min	Тур	Мах	Unit
SUPPLY VC	DLTAGE	•				
V <sub>IN</sub>	Input Voltage V <sub>IN</sub> Range	(Note 7)	2.5	-	5.5	V
SUPPLY CL	JRRENT					
lQ	VIN Quiescent Supply Current	EN high, no load, Forced PWM Mode	-	5.7	-	mA
I <sub>SD</sub>	V <sub>IN</sub> Shutdown Current	EN low (Note 9)	_	-	1	μΑ
OUTPUT VO	DLTAGE					
V <sub>OUT</sub>	Output Voltage Range	(Note 8)	0.6	-	V <sub>IN</sub>	V
$V_{FB}$	FB Voltage	PWM Mode	594	600	606	mV
	FB Voltage in Load Regulation	$V_{IN}$ = 3.6 V, I <sub>OUT</sub> from 200 mA to I <sub>OUTMAX</sub> , PWM mode (Note 8)	-	-0.5	-	%/A
	FB Voltage in Line Regulation	$I_{OUT}$ = 200 mA, V <sub>IN</sub> from MAX (V <sub>NOM</sub> + 0.5 V, 2.3 V) to 5.5 V, PWM mode (Note 8)	-	0	-	%/V
D <sub>MAX</sub>	Maximum Duty Cycle	(Note 8)	_	100	_	%
OUTPUT C	URRENT					
I <sub>OUTMAX</sub>	Output Current Capability	(Note 8)	2.0	_	-	Α
I <sub>LIMP</sub>	Output Peak Current Limit P-Channel		2.3	2.8	3.3	Α
I <sub>LIMN</sub>	Output Peak Current Limit N-Channel			0.9		Α
OLTAGE	MONITOR					
V <sub>INUV-</sub>	VIN UVLO Falling Threshold		_	-	2.4	V
V <sub>INHYS</sub>	V <sub>IN</sub> UVLO Hysteresis		60	140	200	mV
V <sub>PGL</sub>	Power Good Low Threshold	V <sub>OUT</sub> falls down to cross the threshold (percentage of FB voltage)	87	90	92	%
V <sub>PGHYS</sub>	Power Good Hysteresis	V <sub>OUT</sub> rises up to cross the threshold (percentage of Power Good Low Threshold (V <sub>PGL</sub> ) voltage)	0	5	7	%
Td <sub>PGH1</sub>	Power Good High Delay in Start Up	From EN rising edge to PG going high.	-	1.15	-	ms
Td <sub>PGL1</sub>	Power Good Low Delay in Shut Down	From EN falling edge to PG going low. (Note 8)	-	8	-	μs
Td <sub>PGH</sub>	Power Good High Delay in Regulation	From V <sub>FB</sub> going higher than 95% nominal level to PG going high. Not for the first time in start up. (Note 8)	-	5	-	μS
Td <sub>PGL</sub>	Power Good Low Delay in Regulation	From V <sub>FB</sub> going lower than 90% nominal level to PG going low. (Note 8)	-	8	-	μs
VPG_L	Power Good Pin Low Voltage	Voltage at PG pin with 5 mA sink current	_	-	0.3	V
PG_LK	Power Good Pin Leakage Current	3.6 V at PG pin when power good valid	-	-	100	nA
NTEGRATE	ED MOSFETs					
R <sub>ON_H</sub>	High–Side MOSFET ON Resistance	V <sub>IN</sub> = 3.6 V (Note 9) V <sub>IN</sub> = 5 V (Note 9)	-	160 130	200 -	mΩ
R <sub>ON_L</sub>	Low–Side MOSFET ON Resistance	V <sub>IN</sub> = 3.6 V (Note 9) V <sub>IN</sub> = 5 V (Note 9)	-	110 100	140 -	mΩ
SWITCHING	FREQUENCY					
F <sub>SW</sub>	Normal Operation Frequency		2.7	3.0	3.3	MHz
SOFT STAF	?Т	· · · · · · · · · · · · · · · · · · ·		-	-	-
T <sub>SS</sub>	Soft-Start Time	Time from EN to 90% of output voltage target	-	0.4	1	ms
		-		1	1	L

Operation above 5.5 V input voltage for extended periods may affect device reliability. At the first power–up, input voltage must be > 2.6 V.
Guaranteed by design, not tested in production.
Maximum value applies for T<sub>J</sub> = 85°C.

**ELECTRICAL CHARACTERISTICS** (V<sub>IN</sub> = 3.6 V, V<sub>OUT</sub> = 1.8 V, L = 1  $\mu$ H, C = 10  $\mu$ F, typical values are referenced to T<sub>J</sub> = 25°C, Min and Max values are referenced to T<sub>J</sub> up to 125°C, unless other noted.)


Symbol	Characteristics	Test Conditions	Min	Тур	Max	Unit
CONTROL I	LOGIC					
V <sub>EN_H</sub>	EN Input High Voltage		1.1	-	_	V
V <sub>EN_L</sub>	EN Input Low Voltage		-	-	0.4	V
V <sub>EN_HYS</sub>	EN Input Hysteresis		-	270	_	mV
I <sub>EN_BIAS</sub>	EN Input Bias Current			0.1	1	μΑ
OUTPUT AC	CTIVE DISCHARGE					
R_DIS	Internal Output Discharge Resistance	from SW to PGND	75	500	700	Ω
THERMAL	SHUTDOWN					
T <sub>SD</sub>	Thermal Shutdown Threshold		-	170	_	°C

Thermal Shutdown Hysteresis °C 25  $T_{SD_HYS}$ Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


\_

\_


# **TYPICAL OPERATING CHARACTERESTICS**




# **TYPICAL OPERATING CHARACTERESTICS**



gure 9. Efficiency vs. Output Current and Input Voltage (V<sub>OUT</sub> = 3.3 V, T<sub>A</sub> = 25°C) Figure 10. Efficiency vs. Output Current a Input Voltage (V<sub>OUT</sub> = 4 V , T<sub>A</sub> = 25°C)











Figure 12. Load Transient Response (V<sub>IN</sub> = 3.6 V, V<sub>OUT</sub> = 1.8 V, I<sub>OUT</sub> = 500 mA to 1500 mA, L = 1  $\mu$ H, C<sub>OUT</sub> = 10  $\mu$ F)


# **TYPICAL OPERATING CHARACTERESTICS**







0 Acqs






Figure 15. Power Down Sequence and Active Output Discharge ( $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 1.8 V,  $I_{OUT}$  = 0 A,  $L = 1 \mu H, C_{OUT} = 10 \mu F)$ 

### DETAILED DESCRIPTION

#### General

The NCV6323 is a synchronous buck converter which is optimized to supply different sub–systems of portable applications powered by one cell Li–ion or three cell Alkaline/NiCd/NiMH batteries. The devices are able to deliver up to 2 A on an external adjustable voltage. Operation with 3 MHz switching frequency allows employing small size inductor and capacitors. Input supply voltage feedforward control is employed to deal with wide input voltage range. Synchronous rectification offer improved system efficiency.

#### **PWM Mode Operation**

In medium and heavy load range, the inductor current is continuous and the device operates in PWM mode with fixed switching frequency, which has a typical value of 3 MHz. In this mode, the output voltage is regulated by on-time pulse width modulation of an internal P-MOSFET. An internal N-MOSFET operates as synchronous rectifier and its turn-on signal is complimentary to that of the P-MOSFET.

#### Undervoltage Lockout

The input voltage VIN must reach or exceed 2.5 V (typical) before the NCV6323 enables the converter output to begin the start up sequence. The UVLO threshold hysteresis is typically 100 mV.

#### Enable

The NCV6323 has an enable logic input pin EN. A high level (above 1.1 V) on this pin enables the device to active mode. A low level (below 0.4 V) on this pin disables the device and makes the device in shutdown mode. There is an internal filter with 5  $\mu$ s time constant. The EN pin is pulled down by an internal 10 nA sink current source. In most of applications, the EN signal can be programmed independently to VIN power sequence.




Figure 16. Power Good and Active Discharge Timing Diagram

#### **Power Good Output**

The device monitors the output voltage and provides a power good output signal at the PG pin. This pin is an open-drain output pin. To indicate the output of the converter is established, a power good signal is available. The power good signal is low when EN is high but the output voltage has not been established. Once the output voltage of the converter drops out below 90% of its regulation during operation, the power good signal is pulled low and indicates a power failure. A 5% hysteresis is required on power good comparator before signal going high again.

#### Soft-Start

A soft start limits inrush current when the converter is enabled. After a minimum 300  $\mu$ s delay time following the enable signal, the output voltage starts to ramp up in 100  $\mu$ s (for external adjustable voltage devices) or with a typical 10 V/ms slew rate (for fixed voltage devices).

#### Active Output Discharge

An output discharge operation is active in when EN is low. A discharge resistor (500  $\Omega$  typical) is enabled in this condition to discharge the output capacitor through SW pin.

### Cycle-by-Cycle Current Limitation

The NCV6323 protects the device from over current with a fixed-value cycle-by-cycle current limitation. The typical peak current limit ILMT is 2.8 A. If inductor current exceeds the current limit threshold, the P-MOSFET will be turned off cycle-by-cycle. The maximum output current can be calculated by

$$I_{MAX} = I_{LMT} - \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{2 \cdot V_{IN} \cdot f_{SW} \cdot L}$$
(eq. 1)

where VIN is input supply voltage, VOUT is output voltage, L is inductance of the filter inductor, and  $f_{SW}$  is 3 MHz normal switching frequency.

### **Negative Current Protection**

The NCV6323 includes a 1 A negative current protection. It helps to protect the internal NMOS in case of applications which require high output capacitor value.

### **Thermal Shutdown**

The NCV6323 has a thermal shutdown protection to protect the device from overheating when the die temperature exceeds 170°C. After the thermal protection is triggered, the fault state can be ended by re–applying VIN and/or EN when the temperature drops down below 125°C.

#### APPLICATION INFORMATION

#### **Output Filter Design Considerations**

The output filter introduces a double pole in the system at a frequency of

$$f_{\rm LC} = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C}} \qquad (eq. 2)$$

The internal compensation network design of the NCV6323 is optimized for the typical output filter comprised of a 1.0  $\mu$ H inductor and a 10  $\mu$ F ceramic output capacitor, which has a double pole frequency at about 50 kHz. Other possible output filter combinations may have a double pole around 50 kHz to have optimum operation with the typical feedback network. Normal selection range of the inductor is from 0.47  $\mu$ H to 4.7  $\mu$ H, and normal selection range of the output capacitor is from 4.7  $\mu$ F to 22  $\mu$ F.

#### **Inductor Selection**

The inductance of the inductor is determined by given peak-to-peak ripple current IL\_PP of approximately 20%

to 50% of the maximum output current IOUT\_MAX for a trade–off between transient response and output ripple. The inductance corresponding to the given current ripple is

$$L = \frac{\left(V_{IN} - V_{OUT}\right) \cdot V_{OUT}}{V_{IN} \cdot f_{SW} \cdot I_{L\_PP}}$$
(eq. 3)

The selected inductor must have high enough saturation current rating to be higher than the maximum peak current that is

$$I_{L\_MAX} = I_{OUT\_MAX} + \frac{I_{L\_PP}}{2}$$
 (eq. 4)

The inductor also needs to have high enough current rating based on temperature rise concern. Low DCR is good for efficiency improvement and temperature rise reduction. Table 1 shows some recommended inductors for high power applications and Table 2 shows some recommended inductors for low power applications.

Table 1. LIST OF RECOMMENDED INDUCTORS FOR HIGH POWER APPLICATIONS
--

Manufacturer	Part Number	Case Size (mm)	L (µH)	Rated Current (mA) (Inductance Drop)	Structure
MURATA	LQH44PN2R2MP0	4.0 x 4.0 x 1.8	2.2	2500 (-30%)	Wire Wound
MURATA	LQH44PN1R0NP0	4.0 x 4.0 x 1.8	1.0	2950 (-30%)	Wire Wound
MURATA	LQH32PNR47NNP0	3.0 x 2.5 x 1.7	0.47	3400 (-30%)	Wire Wound

Manufacturer	Part Number	Case Size (mm)	L (μΗ)	Rated Current (mA) (Inductance Drop)	Structure
MURATA	LQH44PN2R2MJ0	4.0 x 4.0 x 1.1	2.2	1320 (–30%)	Wire Wound
MURATA	LQH44PN1R0NJ0	4.0 x 4.0 x 1.1	1.0	2000 (-30%)	Wire Wound
TDK	VLS201612ET-2R2	2.0 x 1.6 x 1.2	2.2	1150 (–30%)	Wire Wound
TDK	VLS201612ET-1R0	2.0 x 1.6 x 1.2	1.0	1650 (–30%)	Wire Wound

#### **Output Capacitor Selection**

The output capacitor selection is determined by output voltage ripple and load transient response requirement. For a given peak-to-peak ripple current IL\_PP in the inductor of the output filter, the output voltage ripple across the output capacitor is the sum of three ripple components as below.

$$V_{OUT\_PP} \approx V_{OUT\_PP(C)} + V_{OUT\_PP(ESR)} + V_{OUT\_PP(ESL)}$$
(eq. 5)

where VOUT\_PP(C) is a ripple component by an equivalent total capacitance of the output capacitors, VOUT\_PP(ESR) is a ripple component by an equivalent ESR of the output capacitors, and VOUT\_PP(ESL) is a ripple component by an equivalent ESL of the output capacitors. In PWM operation mode, the three ripple components can be obtained by

$$V_{OUT\_PP(C)} = \frac{I_{L\_PP}}{8 \cdot C \cdot f_{SW}}$$
(eq. 6)

$$V_{OUT\_PP(ESR)} = I_{L\_PP} \cdot ESR$$
 (eq. 7)

$$V_{OUT\_PP(ESL)} = \frac{ESL}{ESL + L} \cdot V_{IN}$$
 (eq. 8)

and the peak-to-peak ripple current is

$$I_{L_{PP}} = \frac{\left(V_{IN} - V_{OUT}\right) \cdot V_{OUT}}{V_{IN} \cdot f_{SW} \cdot L}$$
(eq. 9)

In applications with all ceramic output capacitors, the main ripple component of the output ripple is VOUT\_PP(C). So that the minimum output capacitance can be calculated regarding to a given output ripple requirement VOUT\_PP in PWM operation mode.

$$C_{MIN} = \frac{I_{L_PP}}{8 \cdot V_{OUT PP} \cdot f_{SW}}$$
 (eq. 10)

#### **Input Capacitor Selection**

One of the input capacitor selection guides is the input voltage ripple requirement. To minimize the input voltage ripple and get better decoupling in the input power supply rail, ceramic capacitor is recommended due to low ESR and ESL. The minimum input capacitance regarding to the input ripple voltage VIN\_PP is

$$C_{IN\_MIN} = \frac{I_{OUT\_MAX} \cdot (D - D^2)}{V_{IN PP} \cdot f_{SW}}$$
(eq. 11)

where

$$D = \frac{V_{OUT}}{V_{IN}}$$
 (eq. 12)

In addition, the input capacitor needs to be able to absorb the input current, which has a RMS value of

$$I_{\text{IN}_{\text{RMS}}} = I_{\text{OUT}_{\text{MAX}}} \cdot \sqrt{D - D^2}$$
 (eq. 13)

The input capacitor also needs to be sufficient to protect the device from over voltage spike, and normally at least a  $4.7 \,\mu\text{F}$  capacitor is required. The input capacitor should be located as close as possible to the IC on PCB.

Manufacturer	Part Number	Case Size	Height Max (mm)	C (μF)	Rated Voltage (V)	Structure
MURATA	GRM21BR60J226ME39, X5R	0805	1.4	22	6.3	MLCC
TDK	C2012X5R0J226M, X5R	0805	1.25	22	6.3	MLCC
MURATA	GRM21BR61A106KE19, X5R	0805	1.35	10	10	MLCC
TDK	C2012X5R1A106M, X5R	0805	1.25	10	10	MLCC
MURATA	GRM188R60J106ME47, X5R	0603	0.9	10	6.3	MLCC
TDK	C1608X5R0J106M, X5R	0603	0.8	10	6.3	MLCC
MURATA	GRM188R60J475KE19, X5R	0603	0.87	4.7	6.3	MLCC
Murata	GRM21BR70J106KE76, X7R	0805	1.4	10	6.3	MLCC
TDK	C2012X7R0J106K125AB, X7R	0805	1.45	10	6.3	MLCC
Murata	GRM21BR71A106KE51, X7R	0805	1.4	10	6.3	MLCC
TDK	C2012X7R1A106K125AC, X7R	0805	1.45	10	6.3	MLCC

#### Table 3. LIST OF RECOMMENDED INPUT CAPACITORS AND OUTPUT CAPACITORS

#### **Design of Feedback Network**

The output voltage is programmed by an external resistor divider connected from  $V_{OUT}$  to FB and then to AGND, as shown in the typical application schematic Figure 1(a). The programmed output voltage is

$$V_{OUT} = V_{FB} \cdot \left(1 + \frac{R_1}{R_2}\right) \quad (eq. 14)$$

where  $V_{FB}$  is equal to the internal reference voltage 0.6 V, R1 is the resistance from  $V_{OUT}$  to FB, which has a normal value range from 50 k $\Omega$  to 1 M $\Omega$  and a typical value of 220 k $\Omega$  for applications with the typical output filter. R2 is the resistance from FB to AGND, which is used to program the output voltage according to equation (14) once the value of R1 has been selected. A capacitor Cfb needs to be employed between the V<sub>OUT</sub> and FB in order to provide feedforward function to achieve optimum transient response. Normal value range of Cfb is from 0 to 100 pF, and a typical value is 15 pF for applications with the typical output filter and R1 = 220 kΩ.

Table 4 provides reference values of R1 and Cfb in case of different output filter combinations. The final design may need to be fine tuned regarding to application specifications.

Table 4. REFERENCE VALUES OF FEEDBACK NETWORKS (R1 AND CFB) FOR OUTPUT FILTER COMBINATIONS (L	
and C)	

R1 (kΩ)		L (μH)						
Cfb (pF)		0.47	0.68	1	2.2	3.3	4.7	
	47	220	220	220	220	330	330	
	4.7	3	5	8	15	15	22	
	10	220	220	220	220	330	330	
C (μF)		8	10	15	27	27	39	
	22	220	220	220	220	330	330	
	22	15	22	27	39	47	56	

# LAYOUT CONSIDERATIONS

# **Electrical Layout Considerations**

Good electrical layout is a key to make sure proper operation, high efficiency, and noise reduction. Electrical layout guidelines are:

- Use wide and short traces for power paths (such as PVIN, VOUT, SW, and PGND) to reduce parasitic inductance and high–frequency loop area. It is also good for efficiency improvement.
- The device should be well decoupled by input capacitor and input loop area should be as small as possible to reduce parasitic inductance, input voltage spike, and noise emission.
- SW node should be a large copper pour, but compact because it is also a noise source.
- It would be good to have separated ground planes for PGND and AGND and connect the two planes at one point. Directly connect AGND pin to the exposed pad and then connect to AGND ground plane through vias. Try best to avoid overlap of input ground loop and output ground loop to prevent noise impact on output regulation.

• Arrange a "quiet" path for output voltage sense and feedback network, and make it surrounded by a ground plane.

# **Thermal Layout Considerations**

Good thermal layout helps high power dissipation from a small package with reduced temperature rise. Thermal layout guidelines are:

- The exposed pad must be well soldered on the board.
- A four or more layers PCB board with solid ground planes is preferred for better heat dissipation.
- More free vias are welcome to be around IC and/or underneath the exposed pad to connect the inner ground layers to reduce thermal impedance.
- Use large area copper especially in top layer to help thermal conduction and radiation.
- Do not put the inductor to be too close to the IC, thus the heat sources are distributed.





Figure 17. Recommended PCB Layout for Application Boards

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**ON Semiconductor** and **W** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use as components intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death massociated with such unintended or unauthorized applicatio copyright as negligent regarding the design or manufacture of the pert. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright awards and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative